

**MOTOROLA****MC14017B**

T-45-23-21

DECADE COUNTER

The MC14017B is a five-stage Johnson decade counter with built-in code converter. High speed operation and spike-free outputs are obtained by use of a Johnson decade counter design. The ten decoded outputs are normally low, and go high only at their appropriate decimal time period. The output changes occur on the positive-going edge of the clock pulse. This part can be used in frequency division applications as well as decade counter or decimal decode display applications.

- Fully Static Operation
- DC Clock Input Circuit Allows Slow Rise Times
- Carry Out Output for Cascading
- Divide-by-N Counting
- Supply Voltage Range = 3.0 Vdc to 18 Vdc
- Capable of Driving Two Low-power TTL Loads or One Low-power Schottky TTL Load Over the Rated Temperature Range
- Pin-for-Pin Replacement for CD4017B
- Triple Diode Protection on All Inputs



MAXIMUM RATINGS* (Voltages Referenced to V_{SS})

| Symbol | Parameter | Value | Unit |
|----------------------------------|--|-------------------------------|------|
| V _{DD} | DC Supply Voltage | -0.5 to +18.0 | V |
| V _{in, V_{out}} | Input or Output Voltage (DC or Transient) | -0.5 to V _{DD} - 0.5 | V |
| I _{in, I_{out}} | Input or Output Current (DC or Transient), per Pin | ± 10 | mA |
| P _D | Power Dissipation, per Package | 500 | mW |
| T _{stg} | Storage Temperature | -85 to +150 | °C |
| T _{sv} | Lead Temperature (3-Second Soldering) | 260 | °C |

*Maximum Ratings are those values beyond which damage to the device may occur.

Temperature Derating: Plastic "P" and D/DW Packages: -7.0 mW/°C From 65°C To 125°C
Ceramic "L" Packages: -12 mW/°C From 100°C To 125°C

6

LOGIC DIAGRAM**ORDERING INFORMATION**


MC14XXXBCP Plastic
MC14XXXBCL Ceramic
MC14XXXBD SOIC

T_A = -55° to 125°C for all packages.

FUNCTIONAL TRUTH TABLE
(Positive Logic)

| CLOCK | CLOCK ENABLE | RESET | DECODE OUTPUT - n |
|-------|-----------------|-------|----------------------|
| 0 | X | 0 | 0 |
| X | 1 | 0 | 0 |
| X | X | 1 | Q0 |
| 0 | 0 | 0 | Q1 |
| 1 | X | 0 | 0 |
| X | 0 | 0 | 0 |
| 1 | 1 | 0 | 0 |

X = Don't Care 14 n < 8 Carry = 111, Otherwise = 000

BLOCK DIAGRAM

ELECTRICAL CHARACTERISTICS (Voltages Referenced to V_{SS})

| Characteristic | Symbol | V _{DD} Vdc | -55°C | | 25°C | | | 125°C | | Unit | |
|---|-----------------|------------------------|-------|-------|--|---------|-------|-------|-------|------|--|
| | | | Min | Max | Min | Typ # | Max | Min | Max | | |
| Output Voltage V _{in} = V _{DD} or 0 | V _{OL} | 5.0 | — | 0.05 | — | 0 | 0.05 | — | 0.05 | Vdc | |
| | | 10 | — | 0.05 | — | 0 | 0.05 | — | 0.05 | | |
| | | 15 | — | 0.05 | — | 0 | 0.05 | — | 0.05 | | |
| | V _{OH} | 5.0 | 4.95 | — | 4.95 | 5.0 | — | 4.95 | — | Vdc | |
| | | 10 | 9.85 | — | 9.95 | 10 | — | 9.95 | — | | |
| | | 15 | 14.95 | — | 14.95 | 15 | — | 14.95 | — | | |
| Input Voltage (V _O = 4.5 or 0.5 Vdc) (V _O = 9.0 or 1.0 Vdc) (V _O = 13.5 or 1.5 Vdc) | V _{IL} | 5.0 | — | 1.5 | — | 2.25 | 1.5 | — | 1.5 | Vdc | |
| | | 10 | — | 3.0 | — | 4.50 | 3.0 | — | 3.0 | | |
| | | 15 | — | 4.0 | — | 6.75 | 4.0 | — | 4.0 | | |
| | V _{IH} | 5.0 | 3.5 | — | 3.5 | 2.75 | — | 3.5 | — | Vdc | |
| | | 10 | 7.0 | — | 7.0 | 5.50 | — | 7.0 | — | | |
| | | 15 | 11 | — | 11 | 8.25 | — | 11 | — | | |
| Output Drive Current (V _{OH} = 2.5 Vdc) (V _{OM} = 4.8 Vdc) (V _{OM} = 9.5 Vdc) (V _{OH} = 13.5 Vdc) | Source | I _{OH} | 5.0 | -3.0 | — | -2.4 | -4.2 | — | -1.7 | mAdc | |
| | | | 5.0 | -0.64 | — | -0.51 | -0.88 | — | -0.36 | | |
| | | | 10 | -1.6 | — | -1.3 | -2.25 | — | -0.8 | | |
| | | | 15 | -4.2 | — | -3.4 | -8.8 | — | -2.4 | | |
| | Sink | I _{OL} | 5.0 | 0.64 | — | 0.51 | 0.88 | — | 0.36 | mAdc | |
| | | | 10 | 1.6 | — | 1.3 | 2.25 | — | 0.9 | | |
| | | | 15 | 4.2 | — | 3.4 | 8.8 | — | 2.4 | | |
| Input Current | I _{in} | 15 | — | ±0.1 | — | ±0.0001 | ±0.1 | — | ±1.0 | μAdc | |
| Input Capacitance (V _{in} = 0) | C _{in} | — | — | — | — | 5.0 | 7.5 | — | — | pF | |
| Quiescent Current (Per Package) | I _{DD} | 5.0 | — | 6.0 | — | 0.005 | 5.0 | — | 160 | μAdc | |
| Total Supply Current†† (Dynamic plus Quiescent, Per Package) (C _L = 50 pF on all outputs, all buffers switching) | I _T | 5.0 | | | I _T = (0.27 μA/kHz) f + I _{DD} | | | | | μAdc | |
| | | 10 | | | I _T = (0.35 μA/kHz) f + I _{DD} | | | | | | |
| | | 15 | | | I _T = (0.63 μA/kHz) f + I _{DD} | | | | | | |

*Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.


**The formulas given are for the typical characteristics only at 25°C.

†To calculate total supply current at loads other than 50 pF:

$$I_T(C_L) = I_T(50 \text{ pF}) + (C_L - 50) Vfk$$

where: I_T is in μA (per package), C_L in pF, V = (V_{DD} - V_{SS}) in volts, f in kHz is input frequency, and k = 0.0011.

PIN ASSIGNMENT



This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper op-

eration, V_{in} and V_{out} should be constrained to the range V_{SS} ≤ (V_{in} or V_{out}) ≤ V_{DD}.



Unused inputs must always be tied to an appropriate logic voltage level (e.g., either V_{SS} or V_{DD}). Unused outputs must be left open.

SWITCHING CHARACTERISTICS* $IC_L = 50 \mu F$, $T_A = 25^\circ C$

| Characteristic | Symbol | V _{DD} Vol | Min | Typ # | Max | Unit |
|--|-------------------------|------------------------|-----|-------|------|------|
| Output Rise and Fall Time | | | | | | ns |
| $t_{TLH} \cdot t_{THL} = (1.6 \text{ ns/pF}) C_L + 25 \text{ ns}$ | $t_{TLH} \cdot t_{THL}$ | 5.0 | — | 100 | 200 | |
| $t_{TLH} \cdot t_{THL} = (0.75 \text{ ns/pF}) C_L + 12.5 \text{ ns}$ | | 10 | — | 50 | 100 | |
| $t_{TLH} \cdot t_{THL} = (0.35 \text{ ns/pF}) C_L + 5.5 \text{ ns}$ | | 15 | — | 40 | 80 | |
| Propagation Delay Time | | | | | | ns |
| Reset to Decode Output | t_{PLH}, t_{PHL} | | | | | |
| $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$ | | 5.0 | — | 600 | 1000 | |
| $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$ | | 10 | — | 230 | 460 | |
| $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$ | | 15 | — | 175 | 350 | |
| Propagation Delay Time | | | | | | ns |
| Clock to C_{out} | t_{PLH}, t_{PHL} | | | | | |
| $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$ | | 5.0 | — | 400 | 800 | |
| $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$ | | 10 | — | 175 | 350 | |
| $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$ | | 15 | — | 125 | 250 | |
| Propagation Delay Time | | | | | | ns |
| Clock to Decode Output | t_{PLH}, t_{PHL} | | | | | |
| $t_{PLH}, t_{PHL} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$ | | 5.0 | — | 600 | 1000 | |
| $t_{PLH}, t_{PHL} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$ | | 10 | — | 230 | 460 | |
| $t_{PLH}, t_{PHL} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$ | | 15 | — | 175 | 350 | |
| Turn-Off Delay Time | | | | | | ns |
| Reset to C_{out} | t_{PLH} | | | | | |
| $t_{PLH} = (1.7 \text{ ns/pF}) C_L + 315 \text{ ns}$ | | 5.0 | — | 400 | 800 | |
| $t_{PLH} = (0.66 \text{ ns/pF}) C_L + 197 \text{ ns}$ | | 10 | — | 175 | 350 | |
| $t_{PLH} = (0.5 \text{ ns/pF}) C_L + 150 \text{ ns}$ | | 15 | — | 125 | 250 | |
| Clock Pulse Width | $t_{w(H)}$ | 5.0 | 250 | 125 | — | ns |
| | | 10 | 100 | 50 | — | |
| | | 15 | 75 | 35 | — | |
| Clock Frequency | f_{cl} | 5.0 | — | 6.0 | 2.0 | MHz |
| | | 10 | — | 12 | 5.0 | |
| | | 15 | — | 16 | 6.7 | |
| Reset Pulse Width | $t_{w(H)}$ | 5.0 | 600 | 250 | — | ns |
| | | 10 | 250 | 125 | — | |
| | | 15 | 190 | 95 | — | |
| Reset Removal Time | t_{rem} | 5.0 | 750 | 375 | — | ns |
| | | 10 | 275 | 135 | — | |
| | | 15 | 210 | 105 | — | |
| Clock Input Rise and Fall Time | $t_{TLH} \cdot t_{THL}$ | 5.0 | | | | — |
| | | 10 | | | | |
| | | 15 | | | | |
| Clock Enable Setup Time | t_{su} | 5.0 | 350 | 175 | — | ns |
| | | 10 | 150 | 75 | — | |
| | | 15 | 115 | 52 | — | |
| Clock Enable Removal Time | t_{rem} | 5.0 | 420 | 260 | — | ns |
| | | 10 | 200 | 100 | — | |
| | | 15 | 140 | 70 | — | |

*The formulas given are for the typical characteristics only at $25^\circ C$.

#Data labelled "Typ" is not to be used for design purposes but is intended as an indication of the IC's potential performance.



APPLICATIONS INFORMATION

Figure 3 shows a technique for extending the number of decoded output states for the MC14017B. Decoded outputs are sequential within each stage and from stage to stage, with no dead time (except propagation delay).

FIGURE 3 - COUNTER EXPANSION

